|
Compact Dilithium Implementations on Cortex-M3 and Cortex-M4
|
Artifact
|
|
Fill your Boots: Enhanced Embedded Bootloader Exploits via Fault Injection and Binary Analysis
|
Artifact
|
|
The design of scalar AES Instruction Set Extensions for RISC-V
|
Artifact
|
|
Polynomial Multiplication in NTRU Prime: Comparison of Optimization Strategies on Cortex-M4
|
Artifact
|
|
The Area-Latency Symbiosis: Towards Improved Serial Encryption Circuits
|
Artifact
|
|
Fixslicing AES-like ciphers: New bitsliced AES speed records on ARM-Cortex M and RISC-V
|
Artifact
|
|
NTT Multiplication for NTT-unfriendly Rings: New Speed Records for Saber and NTRU on Cortex-M4 and AVX2
|
Artifact
|
|
Masking in Fine-Grained Leakage Models: Construction, Implementation and Verification
|
Artifact
|
|
MFault Attacks on CCA-secure Lattice KEMs
|
Artifact
|
|
Time-Memory Analysis of Parallel Collision Search Algorithms
|
Artifact
|
|
Online Template Attacks: Revisited: PoC: emulated single-trace attack on wolfSSL scalar multiplication
|
Artifact
|
|
Optimizing BIKE for the Intel Haswell and ARM Cortex-M4
|
Artifact
|
|
Breaking Masked Implementations with Many Shares on 32-bit Software Platforms: or When the Security Order Does Not Matter
|
Artifact
|
|
Breaking CAS-Lock and Its Variants by Exploiting Structural Traces
|
Artifact
|
|
ROTed: Random Oblivious Transfer for embedded devices
|
Artifact
|
|
FIVER – Robust Verification of Countermeasures against Fault Injections
|
Artifact
|
|
Side-Channel Protections for Picnic Signatures
|
Artifact
|
|
Rainbow on Cortex-M4
|
Artifact
|
|
Higher-Order Lookup Table Masking in Essentially Constant Memory
|
Artifact
|
|
CTIDH: faster constant-time CSIDH
|
Artifact
|